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Abstract— Sample and Hold (S/H) circuit is one of the most important circuits in analog and mixed signal integrated circuit. This 
circuit is the main block of many applications, such as switched capacitor circuit, analog to digital converter (ADC), etc. The majority 
of S/H circuits are implemented using MOS technology because the high input impedance of MOS devices performs excellent holding 
functions. Ideal characteristics of the S/H circuit are low hold error, low On-resistance and constant On-resistance in all voltage 
levels. There are some techniques to reduce the hold error and achieve low On-resistance. However, these techniques need additional 
compensation circuit. For this reason, a simple transistors width adjustment method on CMOS transmission gate (TG) switch to 
reduce hold error of S/H circuit without additional circuit that can be implemented in the actual design process is proposed in this 
paper. The basic idea of the proposed method is balancing hold error caused by N-type and P-type MOS transistor in CMOS switch 
that is used in S/H circuit. The performance of the proposed method is evaluated using HSPICE with 0.6 µm CMOS standard 
process. As a result, using 1.5 V constant input in the PMOS transistor width WP range of 3 to 35 µm the average WN/WP ratio given 
by this proposed method is 0.928 with the average absolute hold error is 0.427 mV and maximum absolute hold error is 0.8 mV. 
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I. INTRODUCTION 
An analog switch is a basic building block in analog and 
mixed-signal integrated circuits (ICs). It is the main block of 
many applications such as switched capacitor circuit [1], 
delta-sigma modulation, analog to digital converter (ADC) 
[2], etc. The on/off behavior of an analog switch is 
controlled by the gate voltages that produce an inversion 
layer that acts as channel underneath the gates. The simplest 
circuit that uses an analog switch is sample and hold (S/H) 
circuit. This circuit use only one analog switch and capacitor. 
The majority of S/H circuits are implemented using MOS 
technologies because of the high input impedance of MOS 
devices performs excellent holding functions. The analog 
switch in the S/H circuit can be implemented using only one 
MOS transistor. However, the problem of non-uniform on-
resistance, narrow analog signal swings and the existence of 
hold error limit its performance. To pass a wide analog 
signal swing and overcome the non-uniform on resistance 
problem, single MOSFET switch is replaced by a 
complementary MOS (CMOS) transmission gate (TG) 
Switch. 
One of the most important parameter of S/H circuit 
performance is accuracy. However, the error voltage induces 
by the turning off of an MOS switch limit the accuracy of 
S/H circuit. This error is called hold error in S/H circuit. In 
general, a MOS switch is not ideal switch. A finite amount 
of mobile charge is stored in the channel when MOS 
transistor is on. When transistor turns off, the channel charge 
disappears through either the source/drain electrodes or 
substrate electrodes. Charge which disappears through 
source/drain is deposited on hold capacitor creating an error 
component to the sample voltage. This phenomenon is called 
channel charge injection. In a MOS transistor it is also 
known that it has parasitic capacitance that is formed by 
overlapping between gate and diffusion (source and drain). 
When transistor turns off, this overlap capacitance also flow 
the charge to hold capacitor creating another error 
component to sample voltage. This phenomenon is called 
clock feed through. These two mechanisms are the main 
sources that create an error in sample voltage [3]. 
Some research has been done and published regarding 
these two mechanisms. Models of strong inversion channel 
injection and gate-to-drain overlap capacitive coupling in 
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NMOS switches have been analyzed [3], [4]. The use of the 
continuous equation to model clock feedthrough for a single 
MOSFET switch has been revealed [5]. The extended 
analysis and measurement of channel charge injection has 
been studied [6]. More recently, channel charge injection 
model that includes weak inversion region is investigated [7]. 
A new Simplified model for channel charge injection, 
modeling in Z-domain and modeling in SIMULINK are 
examined [8], [9] [10]. All of these papers, however, only 
consider a single NMOS switch. The analysis and model of 
clock feedthrough in TG switch has also been studied [11]. 
From all of these papers, it can be obtained the analysis and 
model of channel charge injection and clock feedthrough in 
detail. However, these papers focus on analysis and model, 
not the techniques to reduce the hold error. Moreover, there 
are some techniques to reduce the hold error caused by 
channel charge injection and clock feedthrough. However, 
they need additional large compensation circuit. This paper 
proposed a new design method based on the analysis to 
reduce the hold error that can be implemented in the actual 
design. 
II. MATERIAL AND METHOD 
Sample and hold (S/H) circuit consist of two main parts, 
first is an analog switch and second is hold capacitor. The 
analog switch is used to control the connection between 
signal-source (input) node and data-holding (output) node, 
whereas the hold capacitor is used to hold the data in output 
node. A simple S/H circuit using a single NMOS transistor 
as an analog switch and a hold capacitor is shown in Fig. 1. 
 
(a) 
 
 
(b) 
Fig. 1 S/H circuit: (a) Circuit schematic, (b) Device cross section 
 
The operation of S/H circuit takes place in two phases: 
sampling and hold. When the clock voltage (Vclk) which is 
applied to the gate of the transistor is high, the transistor is 
on. Channel appears underneath the gate and connecting 
drain and source of the transistor. In this phase, the input 
node and output node are connected, and sampling function 
is performed. After the switch is turned off, the data 
appearing in the holding (output) node will be held until the 
next operation step occurs. This phase is called hold phase. 
In the transition phase between sampling and hold, some 
physical phenomenon exists inside the transistor cause hold 
error in the hold phase. These phenomena are called Channel 
Charge Injection (CCI) and Clock Feedthrough (CFT). 
 
 
Fig. 2 Sampling phase of S/H circuit 
 
 
Fig. 3 On-Off transition phase of S/H circuit 
A. Channel Charge Injection 
Consider the S/H circuit of Fig. 1 and suppose that the 
S/H circuit is in the sampling phase. In this condition, the 
transistor is ON and a channel exists at the oxide-silicon 
interface. This phase can be depicted in Fig. 2. The total 
charge in the inversion layer (channel) can be obtained as 
 ( )Tinhclkoxch VVVWLCQ −−−=  (1)
 
Where W is channel width, L is channel length, Cox is oxide 
capacitance per unit area, Vhclk is the high level of clock 
voltage, and VT is the threshold voltage of the transistor. In 
many applications, the high level of clock voltage is equal to 
the supply voltage (Vhclk = VDD). Thus, the equation (1) can 
be rewritten as (2). 
 ( )TinDDoxch VVVWLCQ −−−=  (2) 
When the switch turns off (S/H circuit enter hold phase), 
Qch exits through the source and drain terminals like shown 
in Fig. 3, this phenomenon is called “channel charge 
injection”. The charge injected to the left side of Fig. 3 is 
absorbed by the input source, creating no error. Whereas, the 
charge injected to the right side is deposited on CH, creating 
an error in the output node. Assuming that the amount of 
charge which flow to the left side equal to the one which 
flows to the right side, it is obtained that the amount of 
charge causes an error in the output node is Qch/2. Therefore, 
the error voltage caused by channel charge injection then can 
be written as follow 
 
H
ch
CCI C
QV
2
=∆  (3) 
 
( )
H
TinDDox
CCI C
VVVWLCV
2
−−−
=∆  (4) 
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B. Clock Feedthrough 
MOS transistor is a device which has parasitic 
capacitance formed by overlapping between gate and 
diffusion. On the turning off process, the MOS switch 
couples the clock transition to the hold capacitor (CH) 
through this overlap capacitance (gate-drain or gate-source 
overlap capacitance), as shown in Fig. 4. The coupling 
current that flows from gate to drain/source through overlap 
capacitance causes an error in the output node. The error 
voltage caused by clock feedthrough can be written as 
follow 
 hclk
Hoxov
oxov
CFT VCWCL
WCLV
+
−=∆  (5) 
Where Lov is gate-drain or gate-source overlap length. 
 
Fig. 4 Clock feedthrough 
C. Basic Model of Hold Error in S/H Circuit Using CMOS 
Switch 
Figure 5 shows schematic of basic S/H circuit using 
CMOS switch. The switch part of this circuit consists of two 
MOS transistors, N-type MOS transistor and P-type MOS 
transistor (complementary). By using CMOS switch in this 
circuit, the problem of narrow input voltage swing and non-
uniform on-resistance can be solved. The input range of this 
switch is nearly 0V-VDD, on-resistance of this switch also 
relatively uniform.  
The total hold error of this circuit is the total error caused 
by channel charge injection and clock feedthrough in N-type 
MOS transistor and P-type MOS transistor. There are four 
error components in this circuit, ∆VCCIN (error voltage caused 
by channel charge injection on N-type MOS transistor), 
∆VCFTN (error voltage caused by clock feedthrough on N-
type MOS transistor), ∆VCCIP (error voltage caused by 
channel charge injection on P-type MOS transistor), and 
∆VCFTP (error voltage caused by clock feedthrough on P-type 
MOS transistor). The total hold error then can be written as 
 CFTPCCIPCFTNCCIN VVVVV ∆+∆+∆+∆=∆  (6) 
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H
TNinDDoxNN
CCIN C
VVVCLWV
2
−−
−=∆  (7) 
 hclk
HoxPovPoxNovN
oxNovN
CFTN VCCWLCWL
CWLV
++
−=∆  (8) 
 
( )
H
TPinoxPP
CCIP C
VVCLW
V
2
−
=∆  (9) 
 hclk
HoxPovPoxNovN
oxPovP
CFTP VCCWLCWL
CWLV
++
−=∆  (10) 
 
 
 
Fig. 5 S/H circuit using CMOS switch 
 
D. Proposed Method 
Some techniques have been developed by many 
researchers to decrease hold error voltage in S/H circuit [12-
21]. Most of them use an additional circuit to decrease the 
hold error. Adding additional circuit means that it will 
increase the chip area and power consumption as well. To 
avoid that drawback, another approach to decrease hold error 
is proposed in this paper. 
S/H circuit which uses CMOS as its switch has four error 
components as written in equations (7) - (10). These 
equations can be rewritten as 
 
( )
( )
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−−−
−
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 (11) 
This equation consists of two types of parameter and 
variable. First one is device parameter and the second one is 
design variable. Device parameter is a value or constant 
which is given by technology of fabrication process 
regarding the intrinsic condition of the device. These 
parameters include Cox, VTN, VTP, LovN, and LovP. Whereas 
design variable is a variable which its value can be chosen or 
given by designer freely or based on some constraints. These 
variables include VDD, Vin, Vhclk, CH, WN, WP, LN, and LP. The 
approach used in this research is minimizing hold error by 
adjusting design variable. 
Theoretically, hold error produced by N-type MOS 
transistor and hold error produced by P-type MOS transistor 
in CMOS switch are in opposite sign. Therefore, the basic 
idea to decrease hold error in S/H circuit using CMOS 
switch is by adjusting design variable, so that the absolute 
value of hold error produced by N-type MOS transistor 
equal to the absolute value of hold error produced by P-type 
MOS transistor. If this condition can be achieved, hold error 
in S/H circuit will be zero. 
In design variable, VDD, Vin, Vhclk are determined by its 
application. Based on equation (11), small hold error can be 
achieved by setting a large value of CH. However, a large 
value of CH will cause large chip area as well. By this 
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condition, the possible variables which can be adjusted to 
decrease hold error are width and length of N-type and P-
type MOS transistor. However, hold error is not the only 
problem in S/H circuit, the other problem is on-resistance. In 
design, length of the MOS transistor is usually set to the 
minimum value of standard process used to achieve low on-
resistance. Thus, only width of N-type and P-type MOS 
transistor that will be adjusted to decrease hold error. 
Assuming that the total overlap capacitor of N-type and 
P-type MOS transistor is small enough compared to hold 
capacitor (WPLovPCox + WNLovNCox << CH). The error voltage 
caused by clock feedthrough in CMOS switch can then be 
written as 
 
 
hclkox
H
NovNPovP
hclkox
HoxNovNoxPovP
NovNPovP
CFT
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C
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VC
CCWLCWL
WLWLV
−
≈
+−
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Using this approximation, equation (11) can then be written 
in two free design variables WN and WP as 
 NP bWaWV −=∆  (13) 
 ( )
H
hclkoxovP
TPinoxP
H C
VCLVVCL
C
a +−=
2
1
 (14) 
 ( )
H
hclkoxovN
TNinDDoxN
H C
VCLVVVCL
C
b +−−=
2
1
 (15) 
From equation (13) it can be known that total hold error 
consists of two simple parts with a different sign, the width 
of P-type MOS transistor WP with a coefficient a and width 
of N-type MOS transistor WN with a coefficient -b. The 
coefficient a and b is shown in equations (14) and (15), 
respectively. These equations can now be used to adjust WP 
and WN properly to achieve zero hold error. By setting ∆V to 
zero in equation (13), it can be obtained the ratio between 
WP and WN as shown in equation (16). 
 PN Wb
aW =  (16) 
This ratio can be used to determine WP and WN in the 
design process to decrease hold error in S/H circuit. 
However, in some cases, it is difficult to get the value of a 
and b in equation (16) exactly because the length of overlap 
capacitance of N and P type MOS transistor LovN and LovP are 
sometimes not given directly in the model parameter of 
MOS transistor. LovN and LovP are the variations of the 
fabrication process. Therefore, it is difficult to determine the 
value theoretically. Without the value of LovN and LovP, it is 
not possible to get the ratio between WP and WN theoretically. 
To solve this problem, another approach is used to obtain the 
length of overlap capacitance by making a simultaneous 
equation use numerical values gotten from preliminary 
simulations. To make this approach, equation (13) is 
rewritten as 
 iovNiovPi zLyLx =−  (17) 
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Equation (17) is an equation with two unknowns free 
variable LovN and LovP. The solution of this equation can be 
obtained by forming simultaneous equation from this basic 
equation. A simultaneous equation can be formed by doing 
two preliminary simulations with a different value of WP and 
WN, so that it is obtained equation (21). This equation then 
can be solved to get the value of LovN and LovP. 
 
222
111
zLyLx
zLyLx
ovNovP
ovNovP
=−
=−
 (21) 
 
Algorithm 1 Proposed method 
1: Begin 
2: Determine VDD, Vin, Vhclk, and CH; 
3: Cox, VTN, VTP ← device parameter model; 
4: LN, LP ← minimum length of standard process; 
5: ε ← Desired value; 
6: WP ← Desired value; 
7: If LovN & LovP can be obtained from device parameter 
model then 
8:  a ← {1/(2CH)}LPCox(Vin − |VTP|) + 
(LovPCoxVhclk)/CH; 
9:  b ← {1/(2CH)}LNCox(VDD − Vin − VTN) + 
(LovNCoxVhclk)/CH; 
10:  WN ← (a/b)WP ; 
11: else  
12:  for i = 1 to 2 do 
13:   WPi ← WP; 
14:   WNi ← WPi − ((i − 1)µm); 
15:   Do simulation; 
16:   ∆Vi ← Simulation result; 
17:   if (|∆Vi| ≤ |ε|) then 
18:    WN ← WNi; 
19:    End 
20:   else  
21:    xi ← (WPiCoxVhclk)/CH; 
22:    yi ← (WNiCoxVhclk)/CH; 
23:    zi ← ∆Vi + {1/(2CH)}Cox 
{WNiLN(VDD − Vin − VTN) − 
WPiLP (Vin − |VTP|)}; 
24:   end   
25:  end  
26:  LovN ← (y1z2 − y2z1)/(x2y1 − x1y2); 
27:  LovP ← (x1z2 − x2z1)/(x2y1 − x1y2); 
28:  a ← {1/(2CH)}LPCox(Vin − |VTP|) + 
(LovPCoxVhclk)/CH; 
29:  b ← {1/(2CH)}LNCox(VDD − Vin − VTN) + 
(LovNCoxVhclk)/CH; 
30:  WN ← (a/b)WP ; 
31:  if (∆V2 < 0) and (WN2 < WN) then 
32:   WN ← WN2; 
33:  end 
34: end 
35: End 
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This complete proposed method is shown in Algorithm 1. 
This algorithm is made to make the proposed method more 
procedural and more comfortable to be implemented in the 
actual design process. The first step in this method is 
determining all design variables based on the application and 
getting device parameter from device parameter model. 
After that, to get low on-resistance of the switch, lengths of 
the transistors are set to minimum value. In this method, 
variable epsilon (ε) is introduced as a small error which is 
tolerated in preliminary simulations. After determining ε, WP 
is set to the desired value that designer wants to use. The 
consideration that is usually used to choose the width of the 
transistor is on-resistance, the wider transistor the lower on-
resistance. If the lengths of overlap capacitances can be 
obtained directly from the model parameter of CMOS 
transistor, then WN can be calculated directly by using 
equation (16). But if the lengths of overlap capacitances 
cannot be obtained directly then the next step is doing two 
preliminary simulations to form equation (21) and get LovN 
and LovP. However, if the hold error produced in these 
preliminary simulations is less than or equal to ε, then the 
final WN is WN that is used in the preliminary simulation and 
process is finished. If hold error in preliminary simulations 
is larger than ε then WN is calculated using equation (16). To 
ensure that the final hold error produced by equation (16) is 
less than hold error produced by preliminary simulations, 
selection condition at line 29 in algorithm 1 is applied. 
III. RESULTS AND DISCUSSION 
In this section, the steps in algorithm 1 are done to obtain 
the width of N-type and P-type MOS transistor (WN and WP). 
The value of design variables and device parameters used in 
this algorithm are shown in Table 1. Device parameter 
shown in Table 1 are taken from 0.6 µm standard CMOS 
process model parameter and preliminary simulations are 
done using HSPICE with this model parameter. 
 
TABLE I 
THE VALUE OF VARIABLES AND PARAMETERS OF N AND P TYPE MOS 
TRANSISTOR 
Variable/Parameter Value 
VDD 3 V 
Vin 1.5 V 
Vhclk 3 V 
fclk 1 MHz 
CH 1 pF 
Cox 2.60373×10-3 F/m2 
VTN 0.734587 V 
VTP -0.876414 V 
LN, LP 0.6 µm 
WP 5 µm 
 
The value of LovN, LovP, and WN obtained from this 
algorithm are 0.09895 µm, 0.10300 µm, and 4.70248 µm, 
respectively. The performance of this proposed method is 
then re-evaluated using HSPICE. The simulation will show 
the hold error produced by S/H circuit which uses WN and 
WP produced by previous steps. The result of this simulation 
indicates that the hold error produced by S/H circuit which 
its WN/WP ratio is 4.70/5 is 0.3 mV (0.02% from input 
voltage). 
Figure 6 shows the simulation result of 0.2 V peak-to-
peak amplitude sinusoidal input with the frequency of 100 
kHz. In this simulation, the same WN and WP are used 
(4.70/5). From the figure, it can be known that the hold error 
is minimal, 0.6 mV in 1.6 V input voltage and -1.1 mV in 
1.4 V input voltage. Furthermore, this proposed method is 
evaluated in the various width of the transistor. Using 
constant input of 1.5 V, this proposed method is simulated 
from 3 to 35 µm. Hold error produced by this simulation is 
shown in Fig 6. From Fig. 7 it can be known that the 
absolute value of hold errors produced by this proposed 
method in the range of 3 to 35 µm are less than 0.8 mV, with 
the minimum error is 0 V and maximum error is 0.8 mV. In 
the range of 3 to 35 µm, the average WN/WP ratio given by 
this proposed method is 0.928 with the average hold error is 
0.427 mV. 
 
 
 
Fig. 6 Simulation result of 0.2 V peak-to-peak amplitude sinusoidal input 
with the frequency of 100 kHz 
 
 
Fig. 7 Hold error produced by a proposed method in the various transistor 
widths 
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IV. CONCLUSION 
In this paper, a new method to decrease the hold error in 
S/H circuit is proposed. Basic notion of the proposed method 
is to adjust design variable, in this case the width of N-type 
and P-type MOS transistor in CMOS switch (WN and WP) so 
that the absolute value of hold error caused by N-type MOS 
transistor equal to the absolute value of hold error caused by 
P-type MOS transistor. To construct this proposed method, 
some analyses an underlying mathematical model of hold 
error of S/H circuit is done. From the result of the analysis, 
an algorithm of this proposed method is made to make it 
more procedural and more comfortable to be implemented in 
the actual design condition. 
The proposed method performance is evaluated using 
HSPICE with 0.6 µm CMOS standard process. As a result, 
using 1.5 V constant input in the WP range of 3 to 35 µm the 
average WN/WP ratio given by this proposed method is 0.928 
with the average absolute hold error is 0.427 mV and 
maximum absolute hold error is 0.8 mV. The proposed 
method is the simulated using 0.2 V peak-to-peak amplitude 
sinusoidal input with the frequency of 100 kHz and 4.70/5 
WN/WP ratio. As a result, the hold error is 0.6 mV in 1.6 V 
input voltage and -1.1 mV in 1.4 V input voltage. 
Future work of this research is to develop this proposed 
method using more detail mathematical model of channel 
charge injection and clock feedthrough and evaluate that 
new proposed method through HSPICE simulation and 
measurement of fabricated transistors. 
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